Abstract-An improved bridgeless interleaved boost PFC rectifier is proposed to improve power efficiency and component utilization in this paper. By combining the conventional bridgeless PFC circuit and the interleaved technology, the proposed rectifier is comprised of two interleaved boost branches without the front-end diode bridge. Auxiliary diodes are employed to eliminate undesired circulating loop. The magnetic component utilization is improved by symmetrically coupling two inductors on unique core. According to the interleaved approach, each switch can operate in the whole-line cycle. Moreover, this circuit not only decreases the current stress of the switching devices but also reduces the current and voltage ripple. As operating in critical-conduction-mode (CrM), all the switches can achieve soft-switching characteristics to reduce the switching loss and evidently raise the conversion efficiency. Using a conventional interleaved controller, simple control scheme can be employed to the proposed converter. The operational principle and theoretical analysis of the proposed converter are presented. Finally, an 600 W experimental prototype was built to verify the theoretical analysis and feasibility of the proposed converter. The system efficiency was achieved up to 97.3% with very low current THD.
I. INTRODUCTION
Active power factor correction (APFC) techniques are popularly employed in many types of electronic equipments to increase the power factor and decrease the total harmonic distortion factor. In a conventional boost PFC circuit, current flows through two rectifier diodes and one switching semiconductor (MOSFET or fast-recovery diode) in one operation cycle. At low line input and high power applications, the high conduction loss caused by the forward voltage drop of bridge diodes begins to degrade overall system efficiency dramatically [1] , [2] . Furthermore, the heat generated within the bridge diode may destroy individual power devices [3] .
In order to maximize system efficiency and optimize thermal performance, significant research efforts have been made on the development of bridgeless PFC topologies [3] - [7] . In a bridgeless PFC circuit, the front-end bridge diode is removed to minimum the number of semiconductor switches in the linecurrent flowing path. Therefore, the conduction losses could be significantly reduced resulting in high system efficiency. So far, there are a number of topologies to produce bridgeless PFC circuits [4] , [8] . One of the representative implementations is the dual-boost PFC rectifier based on the topology in Fig.1 . In this circuit, the boost converter is combined with the input bridge diode and operates like the conventional boost PFC converter.
For the dual-boost PFC circuit in Fig.1 , two boost converters are employed for each half line cycle. The operation of this circuit is symmetrical in two half-line cycles of input voltage. As a result, the line current simultaneously flows through only two semiconductors, results in reduced conduction losses. In addition, two inductors in this topology compared to a single inductor in conventional boost topology have better thermal performance and improved space utilization. Therefore, this converter is expected to increase the system efficiency specially in high power applications.
However, the dual-boost bridgeless boost rectifier has some major practical drawbacks [5] , [6] . As shown in Fig.2 , the undesired circulating loop marked inside the red frame could cause high circulating current, and thus, measurement error through the current sensing resistor. This problem could also cause large sensing noise and poor system control performance. Another major drawback with this rectifier is the low utilization of switches and magnetic components. In fact, as indicated in Fig.1 , for the two boost branches,
, each operates for half of line cycle, with one branch operating while another one being idle. The low component utilization could be a serious limitation in terms of system weight and power density. an improved bridgeless interleaved PFC circuit is proposed in this paper. Auxiliary slow-recovery diodes are employed to eliminate the circulating current loop. To improve the utilization of magnetic component, the two inductors in the conventional dual-boost PFC circuit are symmetrically coupled in a single magnetic core, hence the system size and cost could be reduced. Furthermore, interleaved technique is introduced to the conventional topology so that the switches can operate during the whole line cycle. According to the interleaved operation, the current waveform could exhibit lower ripple and smaller harmonics content than those of the conventional topologies in the same power condition. Therefore, the size and losses of the energy storage inductors and filtering stages can be reduced and the switching losses can also be decreased. In this paper, the detailed circuit configuration and operation principle are described, along with the comparison study with conventional PFC topologies. Simulations are carried out to verify the performance of the proposed circuit.
II. CIRCUIT CONFIGURATION AND OPERATION PRINCIPLE
The proposed rectifier is formed by combining two conventional interleaved boost converters and auxiliary diodes, as shown in Fig.3 . Each of the interleaved branches is comprised of two boost phases connected in parallel. The interleaved branch A is consisted of 4 as phase B 2 , respectively. As a result, the switch S A is shared by the first phases of each interleaved branch, A 1 and B 1 , while the switch S B is shared by each second phase, A 2 and B 2 . Because of the interleaved structure, S A and S B operate in the whole line cycle of the input voltage.
As illustrated in Fig.3 , the current of each phase is blocked by employing D 5 ∼ D 8 , so that there is no circulating current loop between the boost branches. Therefore, the current measurement error is eliminated and the sensing noise is also reduced significantly. Moreover, as the input line frequency is low enough (50Hz or 60Hz), slow-recovery diodes can be used for D 5 ∼ D 8 . R s is the current sensing resistor which is used for the system current loop control. Although there are two additional inductors, thanks to the interleaved operation, the magnetic core size could be much smaller comparing to the same power level conventional dualboost PFC topologies, as well as the component cost. In addition, the core utilization can be improved significantly and better thermal performance can be achieved. Fig.4 shows the implementation of the coupled inductors L 1 and L 4 with the reference directions of current and magnetic flux. The two windings are wound on the two legs of EE type core in the same direction, respectively. As can be seen Fig.3 , during the on-state of S A , current i L1 generates magnetic flux Φ 1 in the core. The change of flux Φ 1 induces the electromotance in winding L 4 . Because the current is blocked by the diodes D 5 and D N , there is no circulating loop for winding L 4 and thus, the current i L4 is zero. Similarly, current i L1 is zero when i L4 flows in winding L 4 . As a result, the inductors L 1 and L 4 are magnetically independent of each other and can be used as two inductors. The same conclusion can be obtained for coupled inductors L 4 and L 3 .
By referring to Fig.4 , L sen1 and L sen4 are the auxiliary windings for inductance current sensing, which are coupled in the same legs with the boost inductors L 1 and L 4 . i sen1 and i sen4 are the sensing signals of each current which can be used for peak-current control.
The equivalent operating circuits during positive and negative half-line period for the proposed converter are shown in In addition, for each boost phase, there are two slowrecovery diodes, one MOSFET in the current flowing path during the switch on-state, while there are one slow-recovery diode and one fast-recovery diode in the current path during the switch off-state, which can reduce the number of conduction devices compared to the conventional boost PFC rectifiers. Hence, the conduction losses, as well as the thermal stresses on the semiconductor devices, can be reduced.
According to the operation analysis, there is no limitation for the circuit operation mode. However, several advantages can be obtained when operating the circuit in critical conduction mode (CrM). When operating in CrM, the proposed rectifier is able to achieve zero-current-switching (ZCS) during switch turn-on transition, and zero-voltage-switching (ZVS) during turn-off transition without any auxiliary circuit. As a result, soft-switching and low-ripple input current not only increase the converter efficiency but also reduce the conducted EMI noise compared to other operation modes. In addition, smaller inductor, reasonable size of capacitor, and less-ideal switches can be used to implement those advantages. The other advantage of the proposed converter is the current stress reduction for the power switch compared to the conventional boost rectifiers because of the interleaved operation.
III. DESIGN PROCEDURE AND COMPARISON STUDY
Since the proposed converter is constructed by connecting two converters, each operating as interleaved boost circuit in CrM, the switching performance of the converter remains the advantages of the bridgeless topologies as well as the interleaved converters, which results in lower switching losses and condition losses.
As the parallel-operated boost units are identical, design consideration of the proposed converter becomes quite similar to the conventional interleaved boost rectifiers. By operating in CrM, according to the relationship between input and output power, the maximum peak inductance current for one phase is derived as:
where P out is the maximum output power, η is the system efficiency, and V inmin is the minimum dc-link voltage.
If the minimum switching frequency is selected at the minimum point of dc-link voltage, the inductance value can be obtained as:
where f s is the maximum switching frequency; V out is the output voltage of the rectifier. A slightly larger inductance value should be selected to ensure CrM operation in the full load range.
Every boost unit contributes half power of the whole circuit. Therefore, the boost diode rms current of the proposed converter can be expressed as:
The difference between the proposed PFC rectifier and the conventional boost PFC converters are summarized in Table. I. As is described, the input current in the proposed PFC circuit flows through fewer power devices compared with conventional boost converters, and the peak inductance current reduces half than conventional bridgeless converters, simultaneously. 
IV. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation Results
A PSpice simulation model has been developed to verify the analysis of the proposed PFC rectifier. The simulation model is designed as the power specifications shown in Table.II. Fig.6 illustrates the switching waveforms of switches S A and S B . As is obvious, S A and S B are turned on under ZCS and turned off under ZVS conditions, which means less reverse recovery noise and significant low switching losses can be achieve because of CrM principle. Fig.7 presents the current waveforms of L 1 and L 2 of conventional dual-boost bridgeless PFC rectifier shown in Fig.1 . The voltage waveforms across the current sensing resistor R s is also measured. Referring to the waveforms, the undesired circulating current is significantly large in the inductors. The distortion of current sensing waveform is also very serious in the conventional circuit. Furthermore, after half-line period, one of the inductors becomes idle leading low component utilization.
The inductance current waveforms of the proposed circuit within whole line cycles are shown in Fig.8 . It can be observed that after half-line operation period, the inductance current become zero without circulating loop.
The current waveforms of switches S A and S B and the current sensing signal across R s are shown in Fig.9 along with the input and output current under full-load conditions at 220V AC line voltage. As is illustrated, S A and S B operate in the whole line cycle. Comparing with Fig.7 , there is no measurement error in the current sensing signal and the sensing noise is also reduced .
B. Experimental Results
An experimental prototype circuit, as shown in Fig.10 , has been built and tested. The circuit specifications are the same as those for the simulation described in Table. II.
The experimental results of the proposed circuit are shown voltage waveforms of the switches are shown in Fig.11 . The switches operates in the whole-line cycle, improving component utilization.
The current waveform of L 1 and L 4 are shown Fig.12 . It can be observed that although two inductors are coupled in one single magnetic core, the inductors are magnetically independent of each other. Moreover, because of the auxiliary diodes, there is no undesired circulating current in the inductance current loop. Therefore, the current sensing signal can be exacter and more stable than conventional circuit. Fig.13 shows the current waveforms of L 1 and L 2 . During each half-line cycle, the two switches operate in interleaved mode, which is the same operation with conventional interleaved topology. However, the number of components in current path is reduced by the bridgeless topology.
The sum inductance current and the current of each phase inductor of branch A are shown in Fig.14 . As it can be seen, effective ripple frequency increased twice and peak-to-peak value input ripple current is significantly reduced compared to the two inductance current ripple because of the interleaved operation. As a result, input filter size can be decreased. It can also be indicated that the boost phases operate in CrM. Fig.15 shows the input current versus input voltage at full load, as well as the output voltage simultaneously. It can be observed that input current is in phase with the input voltage and is practically sinusoidal with low total harmonic distortion and high power factor. 16 shows the efficiency curves of the proposed PFC converter. It is illustrated that the efficiency at full load under 85 Vrms is above 93% and the maximum efficiency is 97.3%, which is achieved at full load under 265 V. It can be observed that the efficiency is improved at heavy load, which is because the component number in the current flowing path is reduced. under low line input.
In Fig.17 , the Total Harmonic Distortion (THD) of the proposed PFC under 85 Vrms and 265 Vrms input voltage is shown. It is significant in the sense that the proposed rectifier achieves very low THD under 85 Vrms, which is always lower than 4%, while at 265 Vrms input voltage, the THD is lower than 3.5% under the rated load.
V. CONCLUSION
In this paper, a novel bridgeless interleaved boost topology is proposed to overcome the serious drawbacks of conventional bridgeless PFC rectifiers. The proposed circuit is compared with the conventional interleaved boost converter and the bridgeless PFC topology, operating in CrM with softswitching. This converter is able to provide higher output power and lower current ripple. To verify the feasibility of the proposed converter, a 600 W prototype was designed and tested. The performance of the converter has also been demonstrated by simulation and experimental results. Almost unity power-factor and very low THD were achieved. The power efficiencies of 94.2% and 97.3% were obtained at 85 V and 265 V input voltages, respectively. As a result, this implementation is expected as a good candidate for applications in commercial products.
